

FIG. 1




FIG. 2A





FIG. 2B



5/7

*Universal Asynchronous Boundary Module - Case:
 Input Clock Domain Reset Asserted*




FIG. 4

*Universal Asynchronous Boundary Module - Case:
 Output Clock Domain Reset Asserted*




FIG. 5

10038942-040102

6/7




FIG. 6




FIG. 7

7/7




FIG. 8